Intel India
gcc · Bengaluru · intel.com
- 80 open jobs
- 45 interview tests
- from ₹25 a test
Practise Intel India's interview See the open jobs
About Intel India
Intel India is a subsidiary of Intel, a global technology company based in Bengaluru. It focuses on data center solutions, IoT, and PC innovation.
Hiring at Intel India
From the jobs on Intel India's own careers site, and how readyforhires members measure up.
- Open jobs
- 81
- New this month
- 57
- Bar to clear
- Not enough data yet
- Eligible today
- Not enough data yet
Open jobs, last six months
0 in May → 81 now| Month | Open at month end | New |
|---|---|---|
| May 2026 | 0 | 0 |
| June 2026 | 0 | 0 |
| July 2026 | 2 | 2 |
| August 2026 | 12 | 10 |
| September 2026 | 46 | 34 |
| October 2026 | 81 | 57 |
Roles most hired
- SoC Design Verification Engineer4
- Analog Circuit Design Engineer3
- GPU Logic Design Engineer3
- Cloud Software Development Engineer2
- CPU Physical Design Engineer2
- CPU Senior Floor Plan Engineer2
- GPU Design Verification Engineer2
- GPU Software Development Engineer2
Levels
- Senior69
- Mid level6
- Manager4
- Entry level2
Cities
- Bengaluru78
Skills in demand
- Python 34
- C++ 14
- Verilog 13
- System Verilog 12
- Perl 11
- Data Structures & Algorithms 10
- Linux 9
- Shell scripting 9
- UVM 9
- Tcl 8
- C 7
- System Design 7
Tests their jobs ask for
- Python 34 jobs
- VLSI Physical Design & STA 28 jobs
- Intermediate SystemVerilog & UVM 22 jobs
- Intermediate Verilog 18 jobs
- Intermediate C++ 16 jobs
- High-Speed SoC Interfaces 15 jobs
How Intel India interviews
Engineering interviews at a company like Intel India likely cover core computer science fundamentals, system design, and practical skills relevant to data center and IoT technologies. Expect questions on operating systems, computer networks, and programming languages such as Python.
Intel India interview practice tests
- Software Engineer
Practise for the Software Engineer interview at Intel India, built from what the company says about itself.
- Senior CAD Engineer – Physical Design Signoff
Practice for the Senior CAD Engineer – Physical Design Signoff opening at Intel India: questions from its job description on Python, Tcl, Shell scripting, Parasitic Extraction, and on your CV.
- CPU Senior Clock Design Engineer
Practice for the CPU Senior Clock Design Engineer opening at Intel India: questions from its job description on CPU Senior Clock Design Engineer fundamentals, Projects on your CV, Problem solving, and on your CV.
- CPU Senior Floor Plan Engineer
Practice for the CPU Senior Floor Plan Engineer opening at Intel India: questions from its job description on Synopsys, Cadence, LVS, DRC, and on your CV.
- Senior Technical Lead - CPU Physical Design
Practice for the Senior Technical Lead - CPU Physical Design opening at Intel India: questions from its job description on Floorplanning and Design Planning, Placement and Optimization, Clock Tree Synthesis, Routing and Closure, and on your CV.
- CPU Clock Design Lead
Practice for the CPU Clock Design Lead opening at Intel India: questions from its job description on Clock Tree Synthesis (CTS), Timing Signoff, Low-Power Design Techniques, Submicron Process Node Technologies, and on your CV.
- Senior CAD Engineer - Floor Plan
Practice for the Senior CAD Engineer - Floor Plan opening at Intel India: questions from its job description on Python, Tcl, Shell Scripting, Synopsys Fusion Compiler, and on your CV.
- GPU Senior Logic Design Engineer
Practice for the GPU Senior Logic Design Engineer opening at Intel India: questions from its job description on System Verilog, Verilog, C, Perl, and on your CV.
- AI Software Solutions Engineer
Practice for the AI Software Solutions Engineer opening at Intel India: questions from its job description on Python, C++, Data Structures & Algorithms, Machine Learning, and on your CV.
- Chassis IP Senior Design Engineer
Practice for the Chassis IP Senior Design Engineer opening at Intel India: questions from its job description on Verilog, System Verilog, AMBA, PCIe, and on your CV.
- Chassis IP Design Engineer
Practice for the Chassis IP Design Engineer opening at Intel India: questions from its job description on Verilog, System Verilog, Data Structures & Algorithms, Chassis IP Design Engineer fundamentals, and on your CV.
- Analog Circuit Design Engineering Manager
Practice for the Analog Circuit Design Engineering Manager opening at Intel India: questions from its job description on Analog Circuit Design Engineering Manager fundamentals, Projects on your CV, Problem solving, and on your CV.
- Lead Simulation Architect
Practice for the Lead Simulation Architect opening at Intel India: questions from its job description on C++, Python, System Design, Lead Simulation Architect fundamentals, and on your CV.
- SoC Design Verification Engineer
Practice for the SoC Design Verification Engineer opening at Intel India: questions from its job description on UVM, AMBA, SoC Design Verification Engineer fundamentals, Projects on your CV, and on your CV.
- AI Software Architect
Practice for the AI Software Architect opening at Intel India: questions from its job description on Python, C++, PyTorch, vLLM, and on your CV.
- Microarchitecture and Design Engineer - AI SoC
Practice for the Microarchitecture and Design Engineer - AI SoC opening at Intel India: questions from its job description on SystemVerilog, Data Structures & Algorithms, System Design, Microarchitecture and Design Engineer - AI SoC fundamentals, and on your CV.
- GPU Software Development Engineer
Practice for the GPU Software Development Engineer opening at Intel India: questions from its job description on C, Linux Kernel, Linux DRM/KMD Drivers, Linux Kernel Debugging Tools, and on your CV.
- Analog Circuit Design Engineer
Practice for the Analog Circuit Design Engineer opening at Intel India: questions from its job description on Cadence Virtuoso, SPICE, CMOS design fundamentals, PLLs, and on your CV.
- Silicon Packaging Design Engineer
Practice for the Silicon Packaging Design Engineer opening at Intel India: questions from its job description on Silicon Packaging Design Engineer fundamentals, Projects on your CV, Problem solving, and on your CV.
- Cloud Software Development Engineer
Practice for the Cloud Software Development Engineer opening at Intel India: questions from its job description on Kubernetes, Docker, GitHub Actions/Jenkins, Terraform, and on your CV.
- AI Software Development Engineer
Practice for the AI Software Development Engineer opening at Intel India: questions from its job description on Python, C++, Linux, AI/ML frameworks, and on your CV.
- Emulation Engineer
Practice for the Emulation Engineer opening at Intel India: questions from its job description on Python, C/C++, Verilog, Perspec, and on your CV.
- Formal Verification Engineer
Practice for the Formal Verification Engineer opening at Intel India: questions from its job description on System Verilog, Verilog, Binary Decision Diagrams (BDD), Data Flow Graphs (DFG), and on your CV.
- Systems and Solutions Engineer
Practice for the Systems and Solutions Engineer opening at Intel India: questions from its job description on Python, Linux, Ansible, Puppet, and on your CV.
- Board Level Power Delivery Design Engineer
Practice for the Board Level Power Delivery Design Engineer opening at Intel India: questions from its job description on Cadence OrCAD, Mentor Graphics xPedition, Altium Designer, Cadence Sigrity, and on your CV.
- CPU Front-end Design Manager
Practice for the CPU Front-end Design Manager opening at Intel India: questions from its job description on SystemVerilog, Verification methodologies, Assertions, Coverage-driven verification, and on your CV.
- Software Enabling and Optimization Engineer
Practice for the Software Enabling and Optimization Engineer opening at Intel India: questions from its job description on C, C++, Python, System-on-Chip (SoC), and on your CV.
- AI Platform and Agentic Engineer
Practice for the AI Platform and Agentic Engineer opening at Intel India: questions from its job description on Python, C++, Java, CI/CD pipelines, and on your CV.
- SoC Design Verification Engineer
Practice for the SoC Design Verification Engineer opening at Intel India: questions from its job description on System Verilog, UVM, Low power/UPF, Regression, and on your CV.
- CPU Pre-Silicon Verification Lead
Practice for the CPU Pre-Silicon Verification Lead opening at Intel India: questions from its job description on System Design, Data Structures & Algorithms, Verilog, System Verilog, and on your CV.
- Software Application Development Engineer
Practice for the Software Application Development Engineer opening at Intel India: questions from its job description on C#, SQL, TypeScript, Angular, and on your CV.
- Memory Layout Manager
Practice for the Memory Layout Manager opening at Intel India: questions from its job description on Memory Layout Manager fundamentals, Projects on your CV, Problem solving, and on your CV.
- GPU Design Verification Engineer
Practice for the GPU Design Verification Engineer opening at Intel India: questions from its job description on Verilog, System Verilog, UVM, Python, and on your CV.
- CPU Circuit Design Engineer
Practice for the CPU Circuit Design Engineer opening at Intel India: questions from its job description on CPU Circuit Design Engineer fundamentals, Projects on your CV, Problem solving, and on your CV.
- Analog Design Engineer
Practice for the Analog Design Engineer opening at Intel India: questions from its job description on Analog Design Engineer fundamentals, Projects on your CV, Problem solving, and on your CV.
- Principal Engineer- CPU Circuit Design
Practice for the Principal Engineer- CPU Circuit Design opening at Intel India: questions from its job description on Circuit Design, Simulation Tools, Memory Blocks, Transistor Level Design, and on your CV.
- LVS Runset Development Engineer
Practice for the LVS Runset Development Engineer opening at Intel India: questions from its job description on LVS runset development, SVRF, TVF, Python, and on your CV.
- DFT Design Engineer
Practice for the DFT Design Engineer opening at Intel India: questions from its job description on Spyglass DFT, Scan Architecture, ATPG, Fault Models, and on your CV.
- PERC Rule Deck Development Engineer
Practice for the PERC Rule Deck Development Engineer opening at Intel India: questions from its job description on PERC rule development, ESD, latch-up, reliability verification, and on your CV.
- CPU Floorplan Lead
Practice for the CPU Floorplan Lead opening at Intel India: questions from its job description on Floorplanning tools, Physical Design Verification Flows, Hierarchical design approach, Top-down design, and on your CV.
- CPU Physical Design Engineer
Practice for the CPU Physical Design Engineer opening at Intel India: questions from its job description on Synopsys, Cadence, Timing Signoff, Formal Verification, and on your CV.
- PDK Engineer
Practice for the PDK Engineer opening at Intel India: questions from its job description on Python, Perl, Tcl, Shell scripting, and on your CV.
- SoC Verification Engineer
Practice for the SoC Verification Engineer opening at Intel India: questions from its job description on UVM, AMBA, SoC Verification Engineer fundamentals, Projects on your CV, and on your CV.
- Spice Modeling Engineer
Practice for the Spice Modeling Engineer opening at Intel India: questions from its job description on SPICE, Python, IV and CV data analysis, Modeling methodologies, and on your CV.
- IP RTL Senior Design Engineer
Practice for the IP RTL Senior Design Engineer opening at Intel India: questions from its job description on Verilog, System Verilog, AXI, AXI-Lite, and on your CV.
Open jobs at Intel India
- Senior Low-Level Software Engineer
- Silicon Design Verification Engineer
- Analog Circuit Design Engineer
- GPU Logic Design Engineer
- Low-Level Software Engineer
- GPU Design Verification Engineer
- CPU Performance Architect
- SOC Design Engineer – RTL/Logic
See all 80 open jobs (free account).
How readyforhires works
Every job lists the tests it needs. Pass them, apply in one tap, and we send the company your verified profile with your scores: no CV in a pile.