lead Design Engineer
Semiconductor.Cv · Bengaluru, India
About the role
Lead verification of complex UCIe Controller IP, develop scalable verification environments, and collaborate with cross-functional teams to ensure high-quality IP releases.
Skills
- SystemVerilog
- UVM
- Constrained-random verification
- Functional coverage
- Code coverage
- Assertions/SVA
- Regression
- Failure debug