Advanced Verilog test (Advanced)

What it covers

• Synthesizable RTL
• Static timing analysis
• Clock domain crossing
• FPGA and ASIC design flow
• Low-power RTL design