CPU Senior Floor Plan Engineer interview practice at Intel India
40 questions · 40 minutes · ₹25
What it covers
- Synopsys
- Cadence
- LVS
- DRC
- Hierarchical design
- Top-down design
- Timing convergence
- Submicron process nodes
- CPU Senior Floor Plan Engineer fundamentals
- Projects on your CV